The Balsa Asynchronous Circuit Synthesis System
نویسندگان
چکیده
The Balsa synthesis system is presented. Balsa generates purely asynchronous macromodular circuits from CSP-like descriptions similar to those of Philips’ Tangram tool. Balsa targets standardcell and FPGA technologies by producing gate level netlists. Place and route can be performed with existing commercial tools. The DMA controller for the AMULET3i asynchronous microprocessor macrocell is presented as a proof of design flow. AMULET3i is to be fabricated in 0.35 μm 3LM CMOS. Silicon is due to be received in August 2000.
منابع مشابه
Area-Efficient Design of Asynchronous Circuits Based on Balsa Framework for Synchronous FPGAs
This paper presents an efficient asynchronous design methodology for synchronous FPGAs. The mixed synchronous/asynchronous design is the best way to minimize the power consumption of a circuit implemented on a synchronous FPGA. For asynchronous circuit synthesis, Balsa was proposed. However, the problem is that circuits synthesized from Balsa description need a lot of logic resources. To solve ...
متن کاملCompiling the language Balsa to delay insensitive hardware
A silicon compiler, Balsa-c, has been developed for the automatic synthesis of asynchronous, delay-insensitive circuits from the language Balsa. Balsa is derived from CSP with similar language constructs and a single-bit granularity type system. Balsa compiles to intermediate handshake circuits by an extended form of the compilation function used in the Tangram system.The handshake circuitsare ...
متن کاملPower-Efficient Design of a Clockless NoC Router with a New Integrated Flow
The downscaling of silicon technology and the capacity to build entire systems on a chip have made intrachip communication a relevant research topic. Besides, technology challenges point to the fast adoption of non-synchronous networks on chip (NoCs), using either globally asynchronous, locally synchronous (GALS) or even clockless approaches. However, clockless circuit design with current autom...
متن کاملTowards a Framework for the Distributed Simulation of Asynchronous Hardware
Synchronous VLSI design is approaching a critical point, with clock distribution becoming an increasingly costly and complicated issue and power consumption rapidly emerging as a major concern. The last decade has witnessed a resurgence of interest in asynchronous logic which promises to liberate digital design from the inherent problems of synchronous systems. This activity has revealed a need...
متن کاملTowards a Unifying CSP approach to Hierarchical Verification of Asynchronous Hardware
Formal verification is increasingly important in asynchronous circuit design, since the lack of a global synchronizing clock makes errors due to concurrency (e.g., deadlocks) virtually impossible to detect by means of conventional methods such as simulation. This paper presents a hierarchical approach to asynchronous systems verification using CSP and its model checker FDR. The approach reflect...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000